

EPARTMENT OF COMMERC

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspio.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/727,973	12/04/2003	Thomas A. Crispin	CNTR.2071	7683	
	7590 04/09/2007 AW GROUP, P.C.		EXAMINER		
1900 MESA AVE. COLORADO SPRINGS, CO 80906			HA, LEYNNA A		
			ART UNIT	PAPER NUMBER	
			2135	2135	
SHORTENED STATUTOR	Y PERIOD OF RESPONSE	NOTIFICATION DATE	DELIVERY MODE		
3 MOI	NTHS	04/09/2007	ELECTRONIC		

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Notice of this Office communication was sent electronically on the above-indicated "Notification Date" and has a shortened statutory period for reply of 3 MONTHS from 04/09/2007.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

PTO@HUFFMANLAW.NET

47.5	Application No.	Applicant(s)	
-	10/727,973	CRISPIN ET AL.	
Office Action Summary	Examiner	Art Unit	
	LEYNNA T. HA	2135	
The MAILING DATE of this communication app	ears on the cover sheet with the	correspondence address	
Period for Reply			
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w. - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATIO 36(a). In no event, however, may a reply be to vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDON	N. mely filed n the mailing date of this communicatio ED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 04 De	ecember 2003		
	action is non-final.		
3) Since this application is in condition for allowar		osecution as to the merits is	s
closed in accordance with the practice under E	,		
Disposition of Claims			
4)⊠ Claim(s) <u>1-57</u> is/are pending in the application.			
4a) Of the above claim(s) is/are withdraw			
5) Claim(s) is/are allowed.		,	
6)⊠ Claim(s) 1-57 is/are rejected.			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and/or	election requirement.		
Application Papers			
9) The specification is objected to by the Examine			
10) The drawing(s) filed on 24/03s/are: a) 🛭 acce	epted or b) objected to by the	Examiner.	
Applicant may not request that any objection to the			
Replacement drawing sheet(s) including the correcti	ion is required if the drawing(s) is ol	pjected to. See 37 CFR 1.121(d).
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:	priority under 35 U.S.C. § 119(a)-(d) or (f).	
1. Certified copies of the priority documents	s have been received.		
2. Certified copies of the priority documents	s have been received in Applicat	ion No	
3. Copies of the certified copies of the prior	•	ed in this National Stage	
application from the International Bureau	` ''		
* See the attached detailed Office action for a list of	of the certified copies not receive	ed.	
	Thank	ngn B. Thy AUZI3T	
Attachment(s)		AUZ135	
1) X Notice of References Cited (PTO-892)	4) Interview Summary	(PTO-413)	
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail D	ate	
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date <u>See Continuation Sheet</u> .	6) Other:	акон гурновноп	

Continuation of Attachment(s) 3). Information Disclosure Statement(s) (PTO/SB/08), Paper No(s)/Mail Date :4/20/05; 9/25/05; 3/11/06; 3/18/06; 6/3/06; 7/25/06; 9/30/06; 11/3/06; 11/25/07.

Application/Control Number: 10/727,973 Page 2

Art Unit: 2135

DETAILED ACTION

1. Claims 1-57 is pending.

Claim Objections

2. Claims 47-49 are objected to under 37 CFR 1.75(c), as being of improper dependent form for failing to further limit the subject matter of a previous claim. Applicant is required to cancel the claim(s), or amend the claim(s) to place the claim(s) in proper dependent form, or rewrite the claim(s) in independent form.

Claims 47-49 recites the apparatus as recited in claim 40. However, claim 40 is an independent claim that recites a method. Thus, claims 47-49 are not drawn to the method of claim 40.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. Claims 1-57 are rejected under 35 U.S.C. 102(e) as being anticipate by Hashimoto, et al. (US 6,983,374).

Application/Control Number: 10/727,973 Page 3

Art Unit: 2135

Claim 1

Hashimoto discloses an apparatus for performing cryptographic operations, comprising:

a cryptographic instruction, received by a computing device as part of an instruction flow executing on said computing device, wherein said cryptographic instruction prescribes one of the cryptographic operations; and (col.10, lines 37-60 and col.28, lines 34-42)

execution logic, operatively coupled to said cryptographic instruction, configured to execute said one of the cryptographic operations, wherein said one of the cryptographic operations comprises: (col.5, lines 58-67 and col.10, lines 5-8)

indicating whether said one of the cryptographic operations has been interrupted by an interrupting event. (col.6, lines 1-18 and col.12, lines 52-55 and col.13, lines 16-20; Hashimoto discloses the execution of the program is often interrupted by an exception (or interruption) processing of the processor caused by the input/output or the like (col.9, lines 38-40 and col.27, lines 29-31). Thus, Hashimoto reads on the claimed interrupting event).

Claim 2: see col.10, lines 8-10 and 37-41; discussing an apparatus as recited in claim 1, wherein said one of the cryptographic operations further comprises: an encryption operation, said encryption operation comprising encryption of a plurality of plaintext blocks to generate a corresponding

Art Unit: 2135

plurality of ciphertext blocks.

Claim 3: see col.5, lines 64-67; discussing an apparatus as recited in claim 1, wherein said one of the cryptographic operations further comprises: a decryption operation, said decryption operation comprising decryption of a plurality of ciphertext blocks to generate a corresponding plurality of plaintext blocks.

Claim 4: see col.10, lines 55-64; discussing the apparatus as recited in claim 1, wherein said one of the cryptographic operations is accomplished according to the Advanced Encryption Standard (AES) algorithm.

Claim 5: see col.11, lines 13-16; discussing the apparatus as recited in claim 1, wherein said cryptographic instruction prescribes a block cipher mode to be employed in accomplishing said one of the cryptographic operations.

Claim 6: see col.3, lines 13-16; discussing the apparatus as recited in claim 5, wherein said block cipher mode comprises electronic code book (ECB) mode.

Claim 7: see col.18, lines 17-18; discussing the apparatus as recited in claim 5, wherein said block cipher mode comprises cipher block chaining (CBC) mode.

Claim 8: see col.18, lines 17-18; discussing the apparatus as recited in claim 5, wherein said block cipher mode comprises cipher feedback mode (CFB) mode.

Claim 9: see col.5, lines 49-50; discussing the apparatus as recited in claim 5, wherein said block cipher mode comprises output feedback (OFB) mode.

Art Unit: 2135

Claim 10: see col.11, lines 54-56; discussing the apparatus as recited in claim 1, wherein said cryptographic instruction prescribes that said one of the cryptographic operations be accomplished on a plurality of text blocks.

Claim 11: see col.6, lines 1-18 and col.7, lines 1-3 and col.12, lines 52-55; discussing the apparatus as recited in claim 10, further comprising: a bit, coupled to said execution logic, configured to indicate whether said one of the cryptographic operations has been interrupted by an interrupting event.

Claim 12: see col.22, lines 48-50 and col.26, lines 58-60; discussing the apparatus as recited in claim 11, wherein said bit is contained within a flags register.

Claim 13: see col.27, lines 59-62; discussing the apparatus as recited in claim 12, wherein said flags register comprises an EFLAGS register within an x86-compatible microprocessor, and wherein said bit comprises bit 30 within said EFLAGS register.

Claim 14: see col.12, lines 52-55; discussing the apparatus as recited in claim 1, wherein said interrupting event comprises a transfer of program control to a program flow configured to process said interrupting event, and wherein execution of said one of the cryptographic operations on a current input data block is interrupted.

Claim 15: see col.23, lines 59-60; discussing the apparatus as recited in claim 14, wherein, upon return of program control to said cryptographic instruction, said one of the cryptographic operations is performed on said

current input data block.

Claim 16: see col.21, lines 30-32 and col.27, lines 31-33; discussing the apparatus as recited in claim 1, further comprising: block pointer logic, operatively coupled to said execution logic, configured to direct said computing device to modify pointers to input and output data blocks in memory to point to next input and output data blocks at the completion of said one of the cryptographic operations on a current input data block.

Claim 17: see col.21, lines 30-32 and col.27, lines 31-33; discussing the apparatus as recited in claim 1, further comprising: block pointer logic, operatively coupled to said execution logic, configured to direct said computing device to modify contents of a block counter register to indicate that said one of the cryptographic operations has been completed on a current input data block.

Claim 18: see col.6, lines 1-18 and col.7, lines 1-3 and col.12, lines 52-55; discussing the apparatus as recited in claim 1, further comprising: block pointer logic, operatively coupled to said execution logic, configured to direct said computing device to preserve or to generate and preserve data resulting from performance of said one of the cryptographic operations on a current block of data such that, upon return from said interrupting event, performance of said one of the cryptographic operations can continue with a following block of data.

Claim 19: see col.9, lines 51-52 and col.12, lines 60-63; discussing the

apparatus as recited in claim 1, wherein said interrupting event comprises an interrupt, an exception, a page fault, or a task switch.

Claim 20: see col.3, lines 1-2; discussing the apparatus as recited in claim 1, wherein said cryptographic instruction is prescribed according to the x86 instruction format.

Claim 21: see col.3, lines 33-34; discussing the apparatus as recited in claim 1, wherein said cryptographic instruction implicitly references a plurality of registers within said computing device.

Claim 22: see col.21, lines 30-32 and col.27, lines 31-33; discussing the apparatus as recited in claim 21, wherein said plurality of registers comprises: a first register, wherein contents of said first register comprise a first pointer to a first memory address, said first memory address specifying a first location in memory for access of a plurality of input text blocks upon which said one of the cryptographic operations is to be accomplished.

Claim 23: see col.21, lines 30-32 and col.27, lines 31-33; discussing the apparatus as recited in claim 21, wherein said plurality of registers comprises: a second register, wherein contents of said second register comprise a second pointer to a second memory address, said second memory address specifying a second location in said memory for storage of a corresponding plurality of output text blocks, said corresponding plurality of output text blocks being generated as a result of accomplishing said one of the cryptographic operations upon a plurality of input text blocks.

Art Unit: 2135

Claim 24: see col.3, lines 33-34 and col.27, lines 58-60; discussing the apparatus as recited in claim 21, wherein said plurality of registers comprises: a third register, wherein contents of said third register indicate a number of text blocks within a plurality of input text blocks.

Claim 25: see col.21, lines 30-32 and col.27, lines 31-33; discussing the apparatus as recited in claim 21, wherein said plurality of registers comprises: a fourth register, wherein contents of said fourth register comprise a third pointer to a third memory address, said third memory address specifying a third location in memory for access of cryptographic key data for use in accomplishing said one of the cryptographic operations.

Claim 26: see col.5, lines 8-11; discussing the apparatus as recited in claim 25, wherein said cryptographic key data comprises a cryptographic key.

Claim 27: see col.5, lines 60-62; discussing the apparatus as recited in claim 25, wherein said cryptographic key data comprises a cryptographic key schedule.

Claim 28: see col.21, lines 30-32 and col.27, lines 31-33; discussing the apparatus as recited in claim 21, wherein said plurality of registers comprises: a fifth register, wherein contents of said fifth register comprise a fourth pointer to a fourth memory address, said fourth memory address specifying a fourth location in memory for access of an initialization vector for use in accomplishing said one of the cryptographic operations.

Claim 29: see col.21, lines 30-32 and col.27, lines 31-33; discussing the

apparatus as recited in claim 21, wherein said plurality of registers comprises: a sixth register, wherein contents of said sixth register comprise a fifth pointer to a fifth memory address, said fifth memory address specifying a fifth-location in memory for access of a control word for use in accomplishing said one of the cryptographic operations, wherein said control word prescribes cryptographic parameters for said one of the cryptographic operations.

Claim 30: see col.6, lines 1-2 and 37-40; discussing the apparatus as recited in claim 1, wherein said execution logic comprises: a cryptography unit, configured execute a plurality of cryptographic rounds on each of a plurality of input text blocks to generate a corresponding each of a plurality of output text blocks, wherein said plurality of cryptographic rounds are prescribed by a control word that is provided to said cryptography unit.

Claim 31

the apparatus for performing cryptographic operations, comprising:
a cryptography unit within a device, configured to execute one of the
cryptographic operations responsive to receipt of a cryptographic instruction
within an instruction flow that prescribes said one of the cryptographic
operations; and (col.10, lines 37-60 and col.28, lines 34-42)

a bit within a register (col.26, lines 58-60 and col.27, lines 59-62), operatively coupled to said cryptography unit, configured to indicate that execution of said one of the cryptographic operations has been interrupted by an interrupting event. (col.6, lines 1-18 and col.12, lines 52-55 and col.13,

lines 16-20; Hashimoto discloses the execution of the program is often interrupted by an exception (or interruption) processing of the processor caused by the input/output or the like (col.9, lines 38-40 and col.27, lines 29-31). Thus, Hashimoto reads on the claimed interrupting event).

Claim 32: see col.6, lines 1-18 and 61-63; discussing the apparatus as recited in claim 31, wherein said interrupting event comprises an interrupt, an exception, a page fault; or a task switch.

Claim 33: see col.26, lines 58-60 and col.27, lines 58-60; discussing the apparatus as recited in claim 31, wherein said register comprises an EFLAGS register within an x86-compatible microprocessor, and wherein said bit comprises bit 30 within said EFLAGS register.

Claim 34: see col.13, lines 16-20; discussing the apparatus as recited in claim 31, wherein said interrupting event comprises a transfer of program control to a program flow configured to process said interrupting event, and wherein execution of said one of the cryptographic operations on a current input data block is interrupted.

Claim 35: see col.6, lines 1-18 and col.12, lines 52-55; discussing the apparatus as recited in claim 34, wherein, upon return of program control to said cryptographic instruction, said one of the cryptographic operations is performed on said current input data block.

Claim 36: see col.21, lines 30-32 and col.27, lines 31-33; discussing the apparatus as recited in claim 31, further comprising: block pointer logic,

operatively coupled to said cryptography unit, configured to direct said computing device to modify pointers to input and output data blocks in memory to point to next input and output data blocks at the completion of said one of the cryptographic operations on a current input data block.

Claim 37: see col.13, lines 42-45; discussing the apparatus as recited in

claim 31, further comprising: block pointer logic, operatively coupled to said cryptography unit, configured to direct said computing device to modify contents of a block counter register to indicate that said one of the cryptographic operations has been completed on a current input data block.

Claim 38: see col.13, lines 16-20 and 42-45; discussing the apparatus as recited in claim 31, further comprising: block pointer logic, operatively coupled to said cryptography unit, configured to direct said computing device to preserve or to generate and preserve data resulting from performance of said one of the cryptographic operations on a current block of data such that, upon return from said interrupting event, performance of said one of the cryptographic operations can continue with a following block of data.

Claim 39: see col.3, lines 1-2; discussing the apparatus as recited in claim 31, wherein said cryptographic instruction is prescribed according to the x86 instruction format.

Claim 40

Hashimoto discloses method for performing cryptographic operations in a device, the method comprising:

executing one of the cryptographic operations responsive to receiving a cryptographic instruction, wherein the cryptographic instruction prescribes the one of the cryptographic operations; and (col.10, lines 37-60 and col.28, lines 34-42)

indicating whether an interrupting event has occurred during said executing. (col.6, lines 1-18 and col.12, lines 52-55 and col.13, lines 16-20; Hashimoto discloses the execution of the program is often interrupted by an exception (or interruption) processing of the processor caused by the input/output or the like (col.9, lines 38-40 and col.27, lines 29-31). Thus, Hashimoto reads on the claimed interrupting event).

Claim 41: see col.11, lines 52-55 and col.13, lines 16-20; discussing the method as recited in claim 40, wherein said indicating comprises pointing out whether an interrupt, an exception, a page fault, or a task switch has occurred during said executing.

Claim 42: see col.26, lines 58-60 and col.27, lines 58-60; discussing the method as recited in claim 41, wherein said indicating comprises modifying the state of a bit in a register within the device.

Claim 43: see col.26, lines 58-60 and col.27, lines 58-60; discussing the method as recited in claim 41, wherein said indicating comprises modifying the state of a bit in an EFLAGS register within an x86-compatible microprocessor.

Claim 44: see col.13, lines 16-20; discussing the method as recited in claim 40, further comprising: transferring program control to a program flow

configured to process the interrupting event, and interrupting said executing of the one of the cryptographic operations on a current input data block.

Claim 45: see col.10, lines 32-64; discussing the method as recited in claim 44, further comprising: upon return of program control to said cryptographic instruction following said transferring, performing said executing on said current input data block.

Claim 46: see col.21, lines 30-32 and col.27, lines 31-33; discussing the method as recited in claim 40, further comprising: directing the device to modify pointers to input and output data blocks in memory to point to next input and output data blocks at the completion of the one of the cryptographic operations on a current input data block.

Claim 47: see col.26, lines 58-60 and col.27, lines 58-60; discussing the apparatus as recited in claim 40, further comprising: directing the device to modify contents of a block counter register to indicate that the one of the cryptographic operations has been completed on a current input data block.

Claim 48: see col.10, lines 55-64; discussing the apparatus as recited in claim 40, further comprising: directing the device to preserve or to generate and preserve data resulting from performance of the one of the cryptographic operations on a current block of data such that, upon return from the interrupting event, performance of the one of the cryptographic operations can continue with a following block of data.

Claim 49: see col.3, lines 1-3; discussing the apparatus as recited in claim

40, wherein said receiving comprises: Prescribing the cryptographic instruction according to the x86 instruction format.

Page 14

Claim 50: see col.14, lines 60-61; discussing the method as recited in claim 40, wherein said receiving comprises: prescribing an encryption operation as the one of the cryptographic operations, wherein the encryption operation comprises encryption of a plurality of plaintext blocks to generate a corresponding plurality of ciphertext blocks.

Claim 51: see col.14, lines 60-61 and col.17, lines 48-49; discussing the method as recited in claim 40, wherein said receiving comprises: prescribing a decryption operation as the one of the cryptographic operations, wherein the decryption operation comprises decryption of a plurality of ciphertext blocks to generate a corresponding plurality of plaintext blocks.

Claim 52: see col.10, lines 55-64; discussing the method as recited in claim 40, wherein said executing comprises: accomplishing the one of the cryptographic operations according to the Advanced Encryption Standard (AES) algorithm.

Claim 53: see col.18, lines 17-18; discussing the method as recited in claim 40, wherein said receiving comprises: specifying, within the cryptographic instruction, a block cipher mode to be employed in accomplishing the one of the cryptographic operations.

Claim 54: see col.3, lines 13-16; discussing the 54method as recited in claim 53, wherein the block cipher mode comprises electronic code book (ECB) mode.

Claim 55: see col.18, lines 17-18; discussing the method as recited in claim 53, wherein the block cipher mode comprises cipher block chaining (CBC) mode.

Page 15

Claim 56: see col.18, lines 17-18; discussing the method as recited in claim 53, wherein the block cipher mode comprises cipher feedback mode (CFB) mode.

Claim 57: see col.5, lines 49-50; discussing the method as recited in claim 53, wherein the block cipher mode comprises output feedback (OFB) mode.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to LEYNNA T. HA whose telephone number is (571) 272-3851. The examiner can normally be reached on Monday - Thursday (7:00 - 5:00PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kim Vu can be reached on (571) 272-3859. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2135

Information regarding the status of an application may be obtained from

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

LHa

Manhy B. 1137

Page 16